Analog Devices AD6633 - Multi-channel (Digital) Transmit Signal Processor (TSP) with VersaCREST™ Crest Reduction Engine
RF/IF Components
DDS Modulators
Digital Up/Down Converters 
Direct Digital Synthesis (DDS)
Log Amps/Detectors
Mixers/Multipliers
Modulators/Demodulators
PLL Synthesizers/VCOs
RF Switches
RF/IF Amplifiers
RF/IF Transceivers
RMS Detectors
RX/TX Subsystems
Short Range Transceivers
All Product Categories
Design Center
  All Solutions/
Applications
Buy Online

AD6633 Multi-channel (Digital) Transmit Signal Processor (TSP) with VersaCREST™ Crest Reduction Engine
Data Sheets
 Application Notes Evaluation Boards html(3k) Price, Packaging, and Availability
Product Description
The AD6633 is a multi-channel, wide-bandwidth (Digital) Transmit Signal Processor (TSP) with VersaCREST™ crest reduction engine. It processes digital baseband input data and generates wideband,...More
 Specifications
Digital TX/RX TX
Input Sampling (MSPS) 125MSPS
Resampler X
Digital AGC X
Baseband Interface Parallel
Input Ports 1
Ouput Ports 2
Package BGA
Find Similar Products
 
 Functional Block Diagram Enlarge
Block Diagram
Symbols and Footprints
 Features
  • 4 or 6 wideband digital upconverter channels
  • VersaCREST™ crest reduction engine reduces demands on external power amplifiers
  • One 20-bit complex input port (I/Q interleaved), shared among 4 or 6 processing channels
  • Two 18-bit output ports for parallel I and Q, or interleaved I and Q on a single port
  • All-pass phase equalizer filters (meets cdma2000 requirements)
  • Programmable RAM coefficient FIR filters (RCF) with resampling
  • FIR interpolating filters and Fifth-order interpolating CIC filter
  • Full complex NCO, 32-bit tuning resolution (fine), worst spur better than - 105 dBc
  • Complex FIR filter for frequency equalization
  • Power monitoring and output Automatic Gain Control
  • 16-bit/8-bit MicroPort or SPI/SPORT compatible serial port
  • 3.3 V I/O and 1.8 V core supplies
 

 
 Design Tools
AD6633 IBIS Model
 
    		• AD6633 (All Models)
    Impedance Matching Tutorial
    This tutorial examines the Smith Chart and its application to transmission line impedance matching.

     
    Price, Packaging, and AvailabilityPrint Table
    AD6633 Model Options
    Model Status Package Pins Temp
    Range    		 Price*
    (1000 pcs.)    		 Available RoHS Compliant Samples
    Cart    		 Purchase
    Cart
    AD6633BBCZ Prodn 196 ball CSPBGA (1.70mm thick) 196 Comm $75.70 9/12/2008Y
    Material
    Declaration    		 Contact ADIAdd to Cart
    AD6633BC/PCB Obs EVALUATION BOARDS - Comm - - N Contact ADIContact ADI
    AD6633BC/PCBZ Contact ADI EVALUATION BOARDS - Comm $723.58 9/12/2008Y Contact ADIContact ADI
    AD6633CBCZ Prodn 196 ball CSPBGA (1.70mm thick) 196 Comm $50.46 9/12/2008Y
    Material
    Declaration    		 Contact ADIAdd to Cart
    The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing. View Samples Cart View Purchase Cart
    View Sales and Distribution Offices

     

     
    Find Similar Products
    Download this Selection Table
    (pdf, 21,961 bytes)
    		Last Updated: 9/2007
    DDCs
    Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
          1x 3x    
    AD6620 65

    1 Channel

    (main and diversity)

    1 Channel

    2 samples per chip

    1 Channel with FPGA to finish filtering

    2 samples per chip

    1 Channel with FPGA to finish filtering

    2 samples per chip

    		 1 Channel
    AD6624 80

    4 Channels

    2 samples per symbol

    2 Channels

    2 samples per chip

    1 Channel with FPGA for serial to parallel conversion

    2 samples per chip

    1 Channel with FPGA for serial to parallel conversion

    2 samples per chip

    4 Channels

    1 sample per chip
    AD6624A 100

    2 Channels with FPGA for serial to parallel conversion

    2 samples per chip
    AD6634 80

    4 Channels

    2 samples per symbol

    2 Channels

    4 samples per chip

    Digital AGC

    2 Channels

    4 samples per chip

    Digital AGC

    2 Channels

    4 samples per chip

    Digital AGC

    4 Channels

    1 sample per chip
    AD6635 80

    8 Channels

    2 samples per symbol

    4 Channels

    4 samples per chip

    Digital AGC

    4 Channels

    4 samples per chip

    Digital AGC

    4 Channels

    4 samples per chip

    Digital AGC

    8 Channels

    1 sample per chip
    AD6636 150

    6 Channels

    4 / 8 samples per symbol

    6 Channels

    4 samples per chip

    Digital AGC

    6 Channels

    4 samples per chip

    Digital AGC

    6 Channels

    4 samples per chip

    Digital AGC

    6 Channels

    1 / 2 / 4 samples per chip
    back to top
    DUCs
    Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
          1x 3x    
    AD6622

    75

    4 Channels

    Serial output

    2 Channels

    Serial output

    1 Channel

    Serial output

    1 Channel

    Serial output

    4 Channels

    Serial output
    AD6623 104

    4 Channels

    Modulate using I/Q symbols

    Direct modulation xPSK

    Mode switching

    Power Ramping

    2 Channels (real output)

    Serial output

    Includes IIR filter for phase pre-distortion

    2 Channels (real output)

    Serial output

    2 Channels (real output)

    Serial output

    4 Channels

    Serial output

    Power Ramping

    Direct modulation
    AD6633 125

    6 Channels

    Modulated I/Q data

    VersaCREST™ Crest Reduction Engine

    IF/RF compensation using complex filter

    6 Channels

    Modulated I/Q data

    VersaCREST™ Crest Reduction Engine

    Includes IIR filter for phase pre-distortion

    6 Channels

    Modulated I/Q data

    VersaCREST™ Crest Reduction Engine

    IF/RF compensation using complex filter

    6 Channels

    Modulated I/Q data

    VersaCREST™ Crest Reduction Engine

    IF/RF compensation using complex filter

    6 Channels

    Modulated I/Q data

    VersaCREST™ Crest Reduction Engine

    IF/RF compensation using complex filter
    back to top
    Integrated ADC/DDC Receivers
    Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
          1x 3x    
    AD6652 65

    4 Channels

    2 samples per symbol

    2 Channels with some external filtering

    4 samples per chip

    Digital AGC

    2 Channels with some external filtering

    4 samples per chip

    Digital AGC

    2 Channels with some external filtering

    4 samples per chip

    Digital AGC

    4 Channels

    1 sample per chip
    AD6653 150

    2 x 6 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor

    2 x 12 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor

    2 x 6 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor

    2 x 4 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor

    2 x 12 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor
    AD6654 92.16

    6 Channels

    4 / 8 samples per symbol

    6 Channels

    4 samples per chip

    Digital AGC

    6 Channels

    4 samples per chip

    Digital AGC

    6 Channels

    4 samples per chip

    Digital AGC

    6 Channels

    1 / 2 / 4 samples per chip
    AD6655 150

    2 x 6 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor

    2 x 12 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor

    2 x 6 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor

    2 x 4 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor

    2 x 12 Channels - external Channelization Filters Required

    Fast Level Detect and Power Monitor
    back to top
    QDUCs
    Generic Part # Master Clock (MSPS min) Power Supply Voltage (Vnom) Power Dissipation (mW max) Description
    AD9856 200 Single (+3) 1590 200 MHz Quadrature Digital Upconverter With 12-Bit Data Path
    AD9857 200 Single (3.3 V) 2029 200 MSPS Quadrature Digital Upconverter with 14-bit Data Path
    AD9957 1000 Multi (1.8, 3.3) 1800 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
    back to top