AD6622:  65 MSPS, Quad Transmit Signal Processor (TSP)

Designed for multicarrier, multimode transmitters, the AD6622 is part of Analog Devices' SoftCell™ Multicarrier transceiver chipset. It is compatible with the latest TxDAC® digital-to-analog ...More

This product is currently being phased out of production.
Not recommended for new designs.

For assistance in finding alternate products, please use the selection table below.

AD6622:  65 MSPS, Quad Transmit Signal Processor (TSP)

Product Description

Designed for multicarrier, multimode transmitters, the AD6622 is part of Analog Devices' SoftCell™ Multicarrier transceiver chipset. It is compatible with the latest TxDAC® digital-to-analog converters including the recently introduced AD9754, 14-bit device. The AD6622 has four identical digital transmit signal processors (TSP) complete with synchronization circuitry and cascadable, wideband channel summation. Each AD6622 channel has three cascaded signal-processing elements: a RAM-programmable Coefficient interpolating Filter (RCF), a Cascaded Integrated Comb (CIC) interpolating filter, and a numerically controlled oscillator (NCO) frequency translator.

Features

  • 65 MSPS Wideband Input and Output (18-Bit)
  • Four Independent Digital Transmitters in a Single Package
  • Separate 3-Wire Serial Data Input for Each Channel
  • Programmable Interpolating
    RAM Coefficient Filters
  • Programmable IF For Each Channel
  • JTAG Boundary Scan

Diagrams

AD6622 Diagram
Functional Block Diagram for AD6622

Features

  • 65 MSPS Wideband Input and Output (18-Bit)
  • Four Independent Digital Transmitters in a Single Package
  • Separate 3-Wire Serial Data Input for Each Channel
  • Programmable Interpolating
    RAM Coefficient Filters
  • Programmable IF For Each Channel
  • JTAG Boundary Scan

Specifications

Digital TX/RX TX
Input Sampling (MSPS) 75MSPS
Resampler X
Baseband Interface Serial
Input Ports 4
Ouput Ports 1
Package MQFP

Explore Other Products

Download this Selection Table
(pdf, 22,589 bytes)

Last Updated: 9/2007

DDCs
Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
      1x 3x    
AD6620 65

1 Channel

(main and diversity)

1 Channel

2 samples per chip

1 Channel with FPGA to finish filtering

2 samples per chip

1 Channel with FPGA to finish filtering

2 samples per chip

1 Channel
AD6624 80

4 Channels

2 samples per symbol

2 Channels

2 samples per chip

1 Channel with FPGA for serial to parallel conversion

2 samples per chip

1 Channel with FPGA for serial to parallel conversion

2 samples per chip

4 Channels

1 sample per chip

AD6624A 100

2 Channels with FPGA for serial to parallel conversion

2 samples per chip

AD6634 80

4 Channels

2 samples per symbol

2 Channels

4 samples per chip

Digital AGC

2 Channels

4 samples per chip

Digital AGC

2 Channels

4 samples per chip

Digital AGC

4 Channels

1 sample per chip

AD6635 80

8 Channels

2 samples per symbol

4 Channels

4 samples per chip

Digital AGC

4 Channels

4 samples per chip

Digital AGC

4 Channels

4 samples per chip

Digital AGC

8 Channels

1 sample per chip

AD6636 150

6 Channels

4 / 8 samples per symbol

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

1 / 2 / 4 samples per chip

back to top
DUCs
Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
      1x 3x    
AD6622

75

4 Channels

Serial output

2 Channels

Serial output

1 Channel

Serial output

1 Channel

Serial output

4 Channels

Serial output

AD6623 104

4 Channels

Modulate using I/Q symbols

Direct modulation xPSK

Mode switching

Power Ramping

2 Channels (real output)

Serial output

Includes IIR filter for phase pre-distortion

2 Channels (real output)

Serial output

2 Channels (real output)

Serial output

4 Channels

Serial output

Power Ramping

Direct modulation

AD6633 125

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

Includes IIR filter for phase pre-distortion

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

back to top
Integrated ADC/DDC Receivers
Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
      1x 3x    
AD6652 65

4 Channels

2 samples per symbol

2 Channels with some external filtering

4 samples per chip

Digital AGC

2 Channels with some external filtering

4 samples per chip

Digital AGC

2 Channels with some external filtering

4 samples per chip

Digital AGC

4 Channels

1 sample per chip

AD6653 150

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 4 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

AD6654 92.16

6 Channels

4 / 8 samples per symbol

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

1 / 2 / 4 samples per chip

AD6655 150

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 4 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

back to top
QDUCs
Generic Part # Master Clock (MSPS min) Power Supply Voltage (Vnom) Power Dissipation (mW max) Description
AD9856 200 Single (+3) 1590 200 MHz Quadrature Digital Upconverter With 12-Bit Data Path
AD9857 200 Single (3.3 V) 2029 200 MSPS Quadrature Digital Upconverter with 14-bit Data Path
AD9957 1000 Multi (1.8, 3.3) 1800 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
back to top