AD6623:  104 MSPS, Four-Channel Digital Transmit Signal Processor (TSP)

The AD6623 is a four channel Transmit Signal Processor (TSP) that creates high bandwidth data for Transmit Digital-to-Analog Converters (TxDAC®s) from baseband data provided by a Digital Signal ...More

AD6623:  104 MSPS, Four-Channel Digital Transmit Signal Processor (TSP)

Product Description

The AD6623 is a four channel Transmit Signal Processor (TSP) that creates high bandwidth data for Transmit Digital-to-Analog Converters (TxDAC®s) from baseband data provided by a Digital Signal Processor (DSP). Modern TxDACs have achieved sufficiently high sampling rates, analog bandwidth, and dynamic range to create the first Intermediate Frequency (IF) directly. The AD6623 synthesizes multi-carrier and multi-standard digital signals to drive these TxDACs. The RAM-based architecture allows easy reconfiguration for multi-mode applications. Modulation, pulse-shaping and anti-imaging filters, static equalization, and tuning functions are combined in a single, cost-effective device. Digital IF signal processing provides repeatable manufacturing, higher accuracy, and more flexibility than comparable high dynamic range analog designs.

The AD6623 is pin compatible to the AD6622 and can operate in AD6622 compatible control register mode.

Each TSP has five cascaded signal processing elements: a programmable interpolating RAM Coefficient Filter (RCF), a programmable Scale and Power Ramp, a programmable 5th order Cascaded Integrator Comb (CIC5) interpolating filter, a flexible 2nd order Re-Sampling Cascaded Integrator Comb filter (rCIC2), and a Numerically Controlled Oscillator/tuner (NCO). The AD6623 has four identical digital TSPs complete with synchronization circuitry and cascadable wideband channel summation. The outputs of the four TSPs are summed and scaled on-chip. In multi-carrier channel wideband transmitters, a bi-directional bus allows the Parallel (wideband) IF Input/Output to drive a second DAC. In this operational mode two AD6623 channels drive one DAC and the other two AD6623 channels drive a second DAC. Multiple AD6623s may be combined by driving the INOUT[17:0] of the succeeding with the OUT[17:0] of the preceding chip. The INOUT[17:0] can alternatively be masked off by software to allow preceding AD6623s outputs to be ignored.

Each channel accepts input data from independent serial ports that may be connected directly to the serial port of Digital Signal Processor (DSP) chips. The AD6623 utilizes a 3.3V I/O power supply and a 2.5V core power supply. All I/O pins are 5V tolerant. All control registers and coefficient values are programmed through a generic microprocessor interface. Intel and Motorola microprocessor bus modes are supported. All inputs and outputs are LVCMOS compatible.

Features

  • RAM Coefficient Filter (RCF)
    Programmable IF And Modulation For Each Channel
    Programmable Interpolating RAM Coefficient Filter
    p/4 DQPSK Differential Phase Encoder
    3p/8 8-PSK Linear Encoder
    8-PSK Linear Encoder
  • Programmable GMSK Look-Up Table
    Programmable QPSK Look-Up-Table
    All-Pass Phase Equalizer
    Programmable Fine Scalar
    Programmable Power Ramp Unit
  • 18-Bit Parallel Digital IF Output
  • 18-Bit Bi-Directional Parallel Digital
    IF Input/Output
    Allows Cascade Of Chips For Additional Channels
  • Four Independent Digital Transmitters In Single Package
  • Digital Re-Sampling For Non-Integer
    Decimation Rates

Diagrams

AD6623 Diagram
Functional Block Diagram for AD6623

Specifications

Digital TX/RX TX
Input Sampling (MSPS) 104MSPS
Resampler X
Baseband Interface Serial
Input Ports 4
Ouput Ports 1
Package BGA,MQFP

Explore Other Products

Download this Selection Table
(pdf, 22,589 bytes)

Last Updated: 9/2007
DDCs
Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
      1x 3x    
AD6620 65

1 Channel

(main and diversity)

1 Channel

2 samples per chip

1 Channel with FPGA to finish filtering

2 samples per chip

1 Channel with FPGA to finish filtering

2 samples per chip

 1 Channel
AD6624 80

4 Channels

2 samples per symbol

2 Channels

2 samples per chip

1 Channel with FPGA for serial to parallel conversion

2 samples per chip

1 Channel with FPGA for serial to parallel conversion

2 samples per chip

 4 Channels

1 sample per chip
AD6624A 100

2 Channels with FPGA for serial to parallel conversion

2 samples per chip
AD6634 80

4 Channels

2 samples per symbol

2 Channels

4 samples per chip

Digital AGC

2 Channels

4 samples per chip

Digital AGC

2 Channels

4 samples per chip

Digital AGC

4 Channels

1 sample per chip
AD6635 80

8 Channels

2 samples per symbol

4 Channels

4 samples per chip

Digital AGC

4 Channels

4 samples per chip

Digital AGC

4 Channels

4 samples per chip

Digital AGC

8 Channels

1 sample per chip
AD6636 150

6 Channels

4 / 8 samples per symbol

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

1 / 2 / 4 samples per chip
back to top
DUCs
Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
      1x 3x    
AD6622

75

4 Channels

Serial output

2 Channels

Serial output

1 Channel

Serial output

1 Channel

Serial output

4 Channels

Serial output
AD6623 104

4 Channels

Modulate using I/Q symbols

Direct modulation xPSK

Mode switching

Power Ramping

2 Channels (real output)

Serial output

Includes IIR filter for phase pre-distortion

2 Channels (real output)

Serial output

2 Channels (real output)

Serial output

4 Channels

Serial output

Power Ramping

Direct modulation
AD6633 125

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

Includes IIR filter for phase pre-distortion

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter
back to top
Integrated ADC/DDC Receivers
Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
      1x 3x    
AD6652 65

4 Channels

2 samples per symbol

2 Channels with some external filtering

4 samples per chip

Digital AGC

2 Channels with some external filtering

4 samples per chip

Digital AGC

2 Channels with some external filtering

4 samples per chip

Digital AGC

4 Channels

1 sample per chip
AD6653 150

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 4 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor
AD6654 92.16

6 Channels

4 / 8 samples per symbol

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

1 / 2 / 4 samples per chip
AD6655 150

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 4 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor
back to top
QDUCs
Generic Part # Master Clock (MSPS min) Power Supply Voltage (Vnom) Power Dissipation (mW max) Description
AD9856 200 Single (+3) 1590 200 MHz Quadrature Digital Upconverter With 12-Bit Data Path
AD9857 200 Single (3.3 V) 2029 200 MSPS Quadrature Digital Upconverter with 14-bit Data Path
AD9957 1000 Multi (1.8, 3.3) 1800 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
back to top
Pricing, Packaging & Availability

Help

Model
The model number is a specific version of a generic that can be purchased or sampled.

Status
Status indicates the current lifecycle of the product. This can be one of 4 stages:
  • Pre-Release: The model has not been released to general production, but samples may be available.
  • Production: The model is currently being produced, and generally available for purchase and sampling.
  • Last Time Buy: The model has been scheduled for obsolescence, but may still be purchased for a limited time.
  • Obsolete: The specific part is obsolete and no longer available. Other models listed in the table may still be available (if they have a status that is not obsolete).
Package Description
The package for this IC (i.e. DIP, SOIC, BGA). An Evaluation Board is a board engineered to show the performance of the model, the part is included on the board.

For detailed drawings and chemical composition please consult our  Package Site

Pin Count
Pin Count is the number of pins, balls, or pads on the device. Pin-out diagrams & pin function descriptions may be found in the datasheet.

Temperature Range
This is the acceptable operating range of the device. The various ranges specified are as follows:
  • Commercial: 0 to +70 degrees Celsius
  • Military : -55 to +125 degrees Celsius
  • Industrial: Temperature ranges may vary by model. Please consult the datasheet for more information.
  • Automotive: -40 to +125 degrees Celsius
Price
The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.

Production Availability
This is the date Analog Devices, Inc. anticipates that the product will ship from the warehouse. Most orders ship within 48 hours of this date.Once an order has been placed, Analog Devices, Inc. will send an Order Acknowledgement email to confirm your delivery date. It is important to note the scheduled dock date on the order entry screen. We do take orders for items that are not in stock, so delivery may be scheduled at a future date. Also, please note the warehouse location for the product ordered. We have warehouses in the United States, Europe and Southeast Asia. Transit times from these sites may vary.
Sample availability may be better than production availability. Please enter samples into your cart to check sample availability.

RoHS Compliant
Due to environmental concerns, ADI offers many of our products in lead-free versions. For more information about lead-free parts, please consult our Pb (Lead) free information page.

*The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.
**Sample availability may be better than production availability. Please enter samples iinto your cart to check sample availability.

View Sales and Distribution Offices